DV Engineer
Proxelera
Salary Not DisclosedJob highlights 5-10 years ASIC DV experience with expertise in SystemVerilog UVM, Ethernet, PCIe, RDMA verification Develop and execute IP/SoC verification plans, build UVM testbenches, perform simulation, formal and emulation testing, debug design failures, collaborate …