RTL Design Engineer
Proxelera
Salary Not DisclosedJob highlights Experience required: 4-5 years. Strong in RTL digital design with Verilog / VHDL. . Strong familiarity with FPGA Vivado Design creation,taking it through Synthesis,implementation,bit-stream generation. . . Job match score Early Applicant Keyskills …